



Model Curriculum

NOS Name: VLSI Design Fundamentals

NOS Code: ELE/N1419

NOS Version: 1.0

NSQF Level: 4

Model Curriculum Version: 1.0

Electronics Sector Skills Council of India || 155, 2nd Floor ESC House, Okhla Industrial Area – Phase 3,
New Delhi - 110020



Table of Contents

Training Parameters	3
Program Overview.....	4
Training Outcomes.....	4
Compulsory Modules	4
Module Details.....	5
Module 1: Transistor Fundamentals and CMOS Basics.....	5
Module 2: Advanced Circuit Design Techniques.....	6
Module 3: Transistor-Level Analysis and Optimization.....	7
Module 4: Circuit Performance and Optimization.....	8
Module 5: Advanced Design Topics.....	9
Module 6: Verification, Testing, and Packaging.....	10
Annexure	11
Trainer Requirements	11
Assessor Requirements	12
Assessment Strategy	13
References	15
Glossary	15
Acronyms and Abbreviations.....	16

Module 2: Advanced Circuit Design Techniques

Terminal Outcomes:

Upon completion of the module on Advanced Circuit Design Techniques, students will be able to:

- Generate optimized transistor-level schematics and layouts for complementary CMOS standard cells.
- Analyze the operation of D latch and D flip-flop using time diagrams.

Duration: 05:00 hrs

Theory - Key Learning Outcomes

- Proficiently generate transistor-level schematics and layouts for complementary CMOS standard cells.
- Analyze the operation of D latch and D flip-flop using time diagrams, demonstrating understanding of their functionality.
- Explore various techniques for managing the design of complex systems within VLSI architecture.
- Understand abstraction levels of processor implementation, including architecture, microarchitecture, logic design, and physical design.

Duration: 05:00 hrs

Practical - Key Learning Outcomes

- Synthesize logic gates from hardware description language effectively.
- Perform place and route operations using appropriate tools for VLSI design.
- Implement optimized transistor-level schematics and layouts for CMOS standard cells.
- Apply time diagrams to analyze and optimize the operation of D latch and D flip-flop circuits.

Classroom Aids: (If Offline mode)

- Whiteboard and Markers
- Chart paper and sketch pens
- LCD Projector and Laptop for presentations

Tools, Equipment and Other Requirements

Labs equipped with the following:

- Hardware Description Language (HDL) software (e.g., Verilog or VHDL).
- Electronic Design Automation (EDA) tools for place and route operations.
- Simulation tools for analyzing and optimizing circuit behavior (e.g., SPICE).

Module 4: Circuit Performance and Optimization

Terminal Outcomes:

Upon completion of the module on Circuit Performance and Optimization, students will be able to:

- Explain the threshold drop in pass transistor circuits and analyze the DC response of CMOS logic gates effectively.
- Simulate circuit behavior using SPICE to analyze DC transfer characteristics, transient response, and power consumption accurately.

Duration: 05:00 hrs

Theory - Key Learning Outcomes

- Explain the threshold drop phenomenon in pass transistor circuits comprehensively to understand its impact on circuit performance.
- Utilize RC delay models effectively to estimate gate delays, ensuring accurate performance predictions.
- Apply Logical Effort techniques systematically to optimize combinational circuit paths and manage power consumption efficiently.
- Explore the implications of technology scaling on transistor characteristics and power dissipation, considering advancements in semiconductor technology.

Duration: 05:00 hrs

Practical - Key Learning Outcomes

- Analyze the DC response of CMOS logic gates practically to understand their operational characteristics and performance limitations.
- Utilize SPICE simulation tools to simulate circuit behavior accurately and analyze DC transfer characteristics practically.
- Conduct experiments with RC delay models to estimate gate delays practically and validate theoretical predictions.
- Apply Logical Effort techniques practically to optimize combinational circuit paths and manage power consumption effectively in real-world scenarios.

Classroom Aids: (If Offline mode)

- Whiteboard and Markers
- Chart paper and sketch pens
- LCD Projector and Laptop for presentations

Tools, Equipment and Other Requirements

Labs equipped with the following:

- SPICE software for simulating circuit behavior and analyzing DC transfer characteristics, transient response, and power consumption.

Module 5: Advanced Design Topics

Terminal Outcomes:

Upon completion of the module on Advanced Design Topics, students will be able to:

- Architect and analyze datapath circuits effectively, including comparators, shifters, and multi-input adders.
- Understand the operations of 6T and 12T SRAM using transistor-level or gate-level diagrams accurately.

Duration: 05:00 hrs

Theory - Key Learning Outcomes

- Describe clock distribution networks comprehensively, understanding their impact on skew and power consumption.
- Compare various adder architectures such as Carry-Ripple, Carry-Lookahead, and Tree Adders systematically to analyze their strengths and weaknesses.
- Understand the operations of 6T and 12T SRAM using transistor-level or gate-level diagrams, ensuring a comprehensive understanding of memory design.
- Explore high-speed I/O transceivers and clock recovery techniques, gaining insights into reliable data communication in integrated circuits.

Duration: 05:00 hrs

Practical - Key Learning Outcomes

- Architect and analyze datapath circuits practically, including comparators, shifters, and multi-input adders, ensuring efficient data processing in real-world applications.
- Implement and optimize clock distribution networks practically to minimize skew and power consumption in integrated circuits.
- Design and simulate various adder architectures such as Carry-Ripple, Carry-Lookahead, and Tree Adders practically to understand their performance characteristics.
- Analyze and design high-speed I/O transceivers and clock recovery circuits practically, ensuring reliable data communication in integrated circuits.

Classroom Aids: (If Offline mode)

- Whiteboard and Markers
- Chart paper and sketch pens
- LCD Projector and Laptop for presentations

Tools, Equipment and Other Requirements

Labs equipped with the following:

- Simulation software such as Cadence Virtuoso or Synopsys Design

Annexure

Trainer Requirements

Trainer Prerequisites						
Minimum Educational Qualification	Specialization	Relevant Industry Experience		Training Experience		Remarks
		Years	Specialization	Years	Specialization	
Graduate Science & Engineering	Electrical/ Mechanical/ Electronics	1	Semiconductor Technology, VLSI Design	1	Semiconductor Technology, VLSI Design	
Diploma/ITI	Electrical/ Mechanical/ Electronics	2	Semiconductor Technology, VLSI Design	1	Semiconductor Technology, VLSI Design	

Trainer Certification	
Domain Certification	Platform Certification
<p>VLSI Design Fundamentals, ELE/N1419, version 1.0". Minimum accepted score is 80%.</p>	<p>Recommended that the Trainer is certified for the VLSI Design Fundamentals "Trainer (VET and Skills)", mapped to the Qualification Pack: "MEP/Q2601, V2.0", with minimum score of 80%</p>

- Centre photographs with signboards and scheme specific branding
- Biometric or manual attendance sheet (stamped by TP) of the trainees during the training period
- Time-stamped & geotagged assessment (Theory + Viva + Practical) photographs & videos

5. Method of verification or validation:

- Surprise visit to the assessment location
- Random audit of the batch
- Random audit of any candidate

6. Method for assessment documentation, archiving, and access

- Hard copies of the documents are stored
- Soft copies of the documents & photographs of the assessment are uploaded / accessed from Cloud Storage
- Soft copies of the documents & photographs of the assessment are stored in the Hard Drives

Acronyms and Abbreviations

Term	Description
QF	Qualification File
NSQF	National Skills Qualification Framework
NSQC	National Skills Qualification Committee
NOS	National Occupational Standards
SSC	Skill Sectors Councils
NASSCOM	National Association of Software & Service Companies
NCO	National Classification of Occupations
ISO	International Organization for Standardization
SLA	Service Level Agreement
IT	Information Technology
CRM	Customer Relationship Management
PC	Performance Criteria
PwD	Persons with Disability
SOP	Standard Operating Procedure